

## WHAT IS CLAIMED IS:

1. A method of conserving power in a CPU (processor unit), comprising the steps of:

5 providing upper and lower bit data register circuitry portions where both upper and lower portions are active when both are simultaneously useable with presently active software operating in said CPU;

10 detecting the machine state occurring because of presently running software; and

supplying voltage and clocks to only lower bit data register circuitry in accordance the machine state detection that the presently operating software can actively use only said lower bit data register circuitry portions.

15

2. A method for controlling voltage and clocks in a microprocessor, comprising:

generating architected bits in a machine state register associated with at least one function to be enabled or disabled  
20 in said microprocessor; and

utilizing said bits to enable or disable said at least one function.

3. Computer apparatus, comprising:

25 register circuitry segregated into a plurality of sectional parts, each with separate power control mechanisms;

register state detection means operable to provide at least one signal indicative of the instruction set width of software operatively running on said computer apparatus; and

30 power shutdown means, responsive to said at least one signal, operating to remove at least one of voltage and clocks from sectional parts of said register circuitry that would not

be actively used by the software presently operating in said computer apparatus.

4. The apparatus of claim 3 wherein the sectionalized  
5 registers are utilized for dataflow.

5. A method of conserving power in a CPU (processor unit), comprising:

constructing data flow circuitry into a plurality of  
10 sections, at least one of which can be controllably activated;  
detecting the machine state; and  
providing voltage to sections of said data flow circuitry  
as a function of the machine state detected.

15 6. A method of conserving power in a CPU (processor unit), having a software accessible control register and further having sectionalized data transfer registers, comprising:

detecting the machine state as determined by the control  
register; and  
20 activating sectional portions of the data transfer  
registers as a function of the detected machine state.

7. A method of conserving power in a CPU (processor unit), having a software accessible control register and further  
25 having specialized computational sections, comprising:

detecting the machine state as determined by the control  
register; and  
activating specialized computational portions of the CPU as  
a function of the detected machine state.

30

8. A method of conserving power in a CPU (processor unit), having a software accessible control register and further

having sectionalized clock signal distribution means,  
comprising:

detecting the machine state as determined by the control  
register; and

5 activating sectionalized portions of the clock signal  
distribution means as a function of the detected machine state.

9. A method of conserving power in a CPU (processor  
unit), having a software accessible control register,  
10 comprising:

detecting the machine state as determined by the control  
register; and

de-activating at least one of,

(a) sectionalized portions of a clock signal  
15 distribution means as a function of the detected machine  
state,

(b) sectional portions of the data transfer registers  
as a function of the detected machine state, and

(c) floating point arithmetic unit,  
20 as a function of the status of the control register.

10. A method of conserving power in a CPU (processor  
unit), having a software accessible control register,  
comprising:

25 partitioning dataflow registers such that a lower portion  
register is consistent in size with the lowest instruction width  
software to be used in the CPU; and

using an architected control register bit whose logic level  
is indicative of the width of the greatest width software  
30 presently being used by the CPU to deactivate sectional portions  
of the dataflow registers that cannot be utilized by the  
presently loaded software.

11. The method of claim 10 comprising, in addition:  
partitioning arithmetic logic units (ALU) in the same  
manner as dataflow registers; and

5 using said architected control register bit to deactivate  
sectional portions of ALUs that cannot be utilized by the  
presently loaded software.

12. The method of claim 10 comprising, in addition:  
10 using an architected control register bit whose logic level  
is indicative of whether loaded software presently requires the  
use of a floating point logic unit (FPU) to activate the FPU  
only when software instructions are detected that require  
floating point logic.

15 13. Apparatus for controlling power in a CPU (processor  
unit), comprising:

a software accessible machine state register having  
predetermined bit positions logically indicative of functions to  
20 be enabled or disabled in said CPU; and

power activation means operating in accordance with the  
logic value of said predetermined bit positions to enable or  
disable said functions.

25 14. A computer program product for conserving power in a  
CPU (processor unit), having a software accessible control  
register and further having sectionalized data transfer  
registers, the computer program product having a medium with a  
computer program embodied thereon, the computer comprising:

30 computer code for detecting the machine state as determined  
from the control register; and

computer code for activating sectional portions of the data

transfer registers as a function of the detected machine state.

15. A computer program product for conserving power in a CPU (processor unit), having a software accessible control register and further having specialized computational sections, the computer program product having a medium with a computer program embodied thereon, the computer comprising:

computer code for detecting the machine state as determined in the control register; and

computer code for activating specialized computational portions of the CPU as a function of the detected machine state.